Appl. No.: 09/839,459 Amdt. dated May 25, 2004 Reply to Office Action of March 25, 2004

## **Amendments to the Specification:**

Please replace paragraph [0003] with the following amende	ec
paragraph:	
[0003] U.S. Patent Application No. 09/584,034 , filed May 3	0
[0003] U.S. Patent Application No. 09/584,034 filed May 3	8
Simultaneous and Redundantly Threaded Processor." (1662-23801).	
Please replace paragraph [0004] with the following amende	∍d
paragraph:	
[0004] U.S. Patent Application No. 09/837,995, filed April 1	9
2001, and entitled "Simultaneously and Redundantly Threade	∋d
Processor Store Instruction Comparator."-(1662-36900).	
Please replace paragraph [0005] with the following amende	∍d
paragraph:	
[0005] U.S. Patent Application No. 09/839,621, now U.S. Pat. No. 6,59812	2
, filed April 19, 2001, and entitled "Active Los	эd
Address Buffer <u>." (1662-37100).</u>	
Please replace paragraph [0006] with the following amende	)d
paragraph:	
[0006] U.S. Patent Application No. <u>09/838,078</u> , filed <u>April 1</u>	9,
2001, and entitled "Simultaneous and Redundantly Threads	∌d
Processor Branch Outcome Queue." (1662-37200).	
Please replace paragraph [0007] with the following amende	d
paragraph:	
[0007] U.S. Patent Application No. 09/838,069 , filed April 1	ջ,
[0007] U.S. Patent Application No. 09/838.069 , filed April 1	а
Simultaneous and Redundantly Threaded Processor."-(1662-37300).	

GHSV

HP PDNO 200301819-1

Ξ,

11. L. A. L. L. S. C. S. C. S. L. S. L. S. L. L. S.

:T T

Appl. No.: 09/839,459 Amdt. dated May 25, 2004 Reply to Office Action of March 25, 2004

Please replace paragraph [0008] with the following amended paragraph:

[0008] U.S. Patent Application No. 09/839,626\_\_\_\_\_\_\_, filed April 19, 2001\_\_\_\_\_\_\_, and entitled "Simultaneously and Redundantly Threaded Processor Uncached Load Address Comparator and Data Value Replication Circuit\_" (1662-37400).

paragraph:

[0009] U.S. Patent Application No. 09/839,624———, filed April 19, 2001———, and entitled "Load Value Queue Input Replication in a Simultaneous and Redundantly Threaded Processor."-(1662-37500).

Please replace paragraph [0009] with the following amended

Please replace paragraph [0046] with the following amended paragraph:

[0046] As shown, fetch unit 102 includes branch prediction logic 103 and a "slack" counter 104. Slack counter 104 is used to create a delay of a desired number of instructions between the threads that include the same instruction set. The introduction of slack permits the leading thread T0 to resolve all or most branch misspeculations and cache misses so that the corresponding instructions in the trailing thread T1 will not experience the same latency problems. The branch prediction logic 104-103 permits the fetch unit 102 to speculate ahead on branch instructions as noted above. In order to keep the pipeline full (which is desirable for efficient operation), the branch predictor logic 103 speculates the outcome of a branch instruction before the branch instruction is actually executed. Branch predictor 103 generally bases its speculation on previous instructions. Any suitable speculation algorithm can be used in branch predictor 103.

0)0

124476.01/1662.37000

Page 3 of 15

HP PDNO 200301819-1

:: \$L...: :: ::1.......

ij

Appl. No.: 09/839,459 Amdt. dated May 25, 2004 Reply to Office Action of March 25, 2004

## Please replace paragraph (0052) with the following amended paragraph:

[0052] The architecture and components described herein are typical of microprocessors, and particularly pipelined, multithreaded processors. Numerous modifications can be made from that shown in Figure 4. For example, the locations of the RUU 130 and registers 122, 126 can be reversed if desired. For additional information, the following references, all of which are incorporated herein by reference, may be consulted for additional information if needed: U.S. Patent Application Serial No. 08/775,553, now U.S. Pat. No. 6,073,159, filed December 31, 1996, and "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreaded Processor," by D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo and R. Stamm, Proceedings of the 23<sup>rd</sup> Annual International Symposium on Computer Architecture, Philadelphia, PA, May 1996.

